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The continuous growth of recent mobile and portable devices has caused a push greater 
towards low-power circuit designs. Various methods and techniques have been found, for 
example, the utilization of concurrent or pipeline architecture with low supply voltage for 
traditional circuits. Proper designs of subthreshold circuits operating in a weak inversion 
region achieves ultra-low threshold and supply voltages and has been studied for both 
analog and digital circuits. 
The analog circuit has been studied and implemented in many areas such as speech 
signal and image processing. On the other hand, digital circuits have been studied for very 
low clock frequency and can be applied in medical devices such as pacemakers and 
defibrillators. For the idle state of low-power, subthreshold voltage condition has been used 
for microprocessors in ultra-low voltage operation and leakage current. The idea to study 
subthreshold operation comes after much research carried out through conventional 
analysis focusing on, for example, low power, low voltage, low frequency, and application 
in small circuit systems. 
Recently, as a result of the aggressive scaling of transistor size for high-performance 
applications, not only does subthreshold leakage current increase exponentially, but gate 
leakage and reverse-biased source-substrate and drain-substrate junction band-to-band 
tunneling (BTBT) currents also increase significantly. The tunneling currents are 
detrimental to the functionality of the devices. The well-known methods of low-power 
design (such as voltage scaling, switching activity reduction, architectural techniques of 
pipelining and parallelism, computer-aided design (CAD) techniques of device sizing, 
interconnect, and logic optimization). This may not be sufficient in many applications such 
as portable computing gadgets, and medical electronics, where ultra-low power 
consumption with medium frequency of operation is the primary requirement. To cope with 
this, several novel design techniques have been proposed. Energy recovery or adiabatic 
techniques are promising for reducing power in computation by orders of magnitude. 
However, they involve the use of high-quality inductors, which makes integration difficult. 
More recently, the design of digital subthreshold logic was investigated with transistors 
operated in the subthreshold region. 
The aim of this study is to achieve ultra-low power communication circuits operating 
at high frequency. In this situation, we focus on implementing large-scale subthreshold 
circuits and must explore a new design in which only the CMOS standard cell library is 
used and simplify the modeling procedure of subthreshold circuits. The conventional design 
involves subthreshold analysis on a transistor level or cell library preparation under 
multiple voltage conditions. This procedure has disadvantageous that requires a long time 
to estimate the circuit performance for operation in the subthreshold region. 
We proposed scale modeling so we need only to use a typical cell library, which is 
suitable for large-scale digital circuits such as wireless communication circuits. In the 
proposed method, each CMOS logic cell operating in the subthreshold region in circuit 
delays and power dissipation are analyzed and scaled factors are obtained by mapping from 
typical to subthreshold voltage conditions. This process does not need preparation of a 
special-purpose CMOS library operating in the sub-threshold region. The critical path delay 
is also obtained by scaling factors and used for determining the optimal voltage condition 
that satisfies the required timing constrains. For practical examples, we have designed 
wireless clrcuits of a channel equalizer, FIR filter and F l T  used in an OFDM receiver. 
These circuits have been power dissipated by adjusting the overall voltage conditions to 
satisfy the required timing constrains of IEEE802.11a standard. 
Continuing from the first research, we explore the power reduction on dynamic 
wordlength and voltage scaling for digital signal processing circuits. The determination of 
wordlength in digital signal processing (DSP) affects system performance, hardware size, 
and power consumption. A large wordlength yields better performance in digital hardware 
but increases power consumption. A small wordlength degrades system performance if the 
dynamic range is insufficient. Use of a fixed wordlength determined in design-level lacks 
flexibility for such changeable environments. Use of a dynamic variable wordlength 
technique can maintain system performance and keep power consumption low by 
dynamically changing an optimal wordlength for various environments. This technique has 
been applied to an OFDM demodulator and to an equalizer. There are two ways in reducing 
power for variable wordlength. One is to decrease switching activities by stopping 
unnecessary bit operations. Variable wordlength chooses small and large wordlength modes. 
For a small wordlength mode, unused bits can be masked by zero values. Gated clocks are 
effective in halting switching activities for registers. However, it requires a clock 
management in its system. The other is voltage scaling (called as minimum power locus) to 
normalize a circuit delay for each wordlength mode. A small wordlength has a timing 
margin in a critical path when the timing delay of a large wordlength is adopted. It enables 
decreasing a voltage so as to have the same circuit delay of a large wordlength. Thus, 
dynamic wordlength and voltage scaling (DWVS) is suitable for power reduction in 
variable wordlength architecture. 
This second research focus is power modeling for DWVS. The work does 
transistor-level simulation or actual measurements to analyze power consumption of 
variable wordlength. However, more rapid analysis and estimation done at gate-level and 
function-level are required for large scale circuits. We present a new power modeling 
approach where both voltage scaling and switching activities are modeled as DWVS 
parameters. 





subthreshold region. 
The objective of this research is to attain ultra-low power communication circuits 
operating at high-frequency. Ultra word refers to a condition far from the usual norm in 
which he showed to the extremist and extreme. For the words in the low voltage electronic 
circuits it refers to situations where electrical power consumption that is deliberately kept 
low. Therefore, the definition of ultra-low power refers to an electronic device that has 
millimeter or micro-watt power consumption. Large-scale digital circuit that has millimeter 
or micro-watt power consumption be developed through research at the subthreshold 
region. 
Here, we concentrate on enforcing large-scale subthreshold circuits and must explore 
a new design in which only the CMOS standard cell library is used and simplify the 
modeling procedure of subthreshold circuits. The conventional design involves 
subthreshold analysis on a transistor level or cell library preparation under multiple voltage 
conditions [7] - [9] .  This procedure has disadvantageous that requires a long time to estimate 
the circuit performance for operation in the subthreshold region if many voltages are tested. 
We introduced scale modeling because we only needed to use a typical cell library, 
which is suitable for large-scale digital circuits such as wireless communication circuits. In 
the proposed method, each CMOS logic cell operating in the subthreshold region in circuit 
delays and power dissipation are analyzed and scaled factors are obtained by mapping from 
typical to subthreshold voltage conditions. This process does not need preparation of a 
special-purpose CMOS library operating in the subthreshold region. The critical path delay 
is also obtained by scaling factors and used for determining the optimal voltage condition 
that satisfies the required timing constrains. For practical examples, we have designed 
wireless circuits of a channel equalizer, FIR filter and FFT used in an OFDM receiver. 
These circuits have been power dissipated by adjusting the overall voltage conditions to 
satisfy the required timing constrains of IEEE802.11a standard. 
After our first research, we continue to explore the power reduction on dynamic 
wordlength and voltage scaling for digital signal processing circuits. The determination of 
wordlength in digital signal processing (DSP) affects system performance, hardware size, 
and power consumption [lo], [I l l .  A large wordlength yields better performance in digital 
hardware but increases power consumption. A small wordlength degrades system 
performance if the dynamic range is insufficient. Use of a fixed wordlength determined in 
design-level lacks flexibility for such changeable environments. Use of a dynamic variable 





additional process, circuit, or device unless the modification of some cells of the body 
contact is needed. Referring to the research [21], in-depth understanding about the nature of 
the transistor can be used to maximize the use of digital circuits at low voltage operation. 
The use of digital to analog converter (DAC) circuit-based structure to produce a 
modulated Gaussian for low-frequency (3.1 to 5 GHz) and high-frequency (6 to 10.6 GHz) 
uWB band is explained in [22]. DAC reference voltage at the network obtained with the 
approach of constant cycle. Experimental results with Hspice software is used to determine 
power consumption in DAC circuit. Referring to the survey [22], Hspice software is 
suitable for use in evaluation of digital circuits using 0.18-pm CMOS technology with 1.8V 
or lower supply voltage. 
The work of [23] have proposed a low-power CMOS with high reliability can reduce 
the current limit power dissipation circuit, and increase the reliability of the system with the 
implementation of the foldback current limit circuit. This circuit produced by the 0.6-pm 
CMOS technology site. Hspice simulation results prove eligibility circuit. Referring to the 
research [23], the use of foldback circuit can improve reliability and reduce power 
dissipation circuit. However, voltage scaling method is more convenient for reducing power 
dissipation in digital circuit, and improves reliability. 
A new approach to model the analysis to assess the impact of single event transient 
(SET) in CMOS circuits is explained by Wirth et al. [24]. This model allows assessment of 
recognizing the transient amplitude and width (duration) at the logic level, without having 
to run the circuit level simulations. SET mechanisms in the circuit are usually investigated 
by the simulation of MOS circuits, such as Hspice. The availability of simple models of the 
logic gate level is likely to increase the sensitivity of circuit analysis. Referring to the work 
of [24], circuit simulation can be made to assess the impact of single event transient (SET) 
in CMOS circuits. However, this method requires early extensive research to assess the 
functionality of SET logic circuits in CMOS circuits. 
The authors of 1251 have studied low-power CMOS circuit design is adopted gradually 
changing power clock. A clock CMOS gate structure is presented and combination clock 
circuit design is analyzed. The Hspice simulations demonstrate the low-power 
characteristic of clocked CMOS circuits using trapezoidal power-clock. Referring to the 
research [25], method used is a bit similar to the method we use for evaluating the power 
and delay in digital circuits. However, we do not use power-trapezium even set the clock 
frequency using the signal at 20 MHz. 
Pamklang et al. [26] have been investigating the network of CMOS current control 
output driver circuits which are suitable for low-voltage supply integrated circuits. This 
consists of a current mirror negative, positive and basic CMOS inverter network. 
This current mirror bias circuit can limit the current in the transition region, that techniques 
take advantage for lower power operation. Even when the mirror is quite promising power 
reduction, the current mirrors are complex when used in evaluating large digital circuits. 
Referring to the research [26], style of digital circuit topology capable of operating at 
low-voltage. This method is difficult to implement due to the concept of topology and 
depends on the circuit purpose. 
Power reduction can be done by reducing the active power and the power CMOS 
motion estimator as illustrated in [27]. They have an architecture circuit capable of 
reducing voltage in the supply and the number of logic gates, fast motion estimation 
algorithm, and the reduction of leakage current of the circuits. In the study [27] method 
used to decrease the power done by reducing the supply voltage. The same method we use 
to evaluate ultra-low power of digital circuits which operate at low-voltage. 
Another way to reduce power dissipation are using Domino and Nora circuits style 
were presented in 2002, by Samanta et al. [28]. In this study, they expect the delay and 
strength of the circuit based on models presented in the domino and cell to Nora. The 
results are then compared with static CMOS circuits synthesized by SIS standard devices. 
This approach has successfully achieved better results related to the area, delay and power 
consumption, compared with existing approaches. Referring to the use of Domino and Nora 
circuit styles in the study [28] is highly successful in reducing power dissipation in digital 
circuits. However, to develop large-scale digital circuit, using the style of Domino and Nora 
circuit must be maintained in every design. Therefore, the best method to evaluate ultra-low 
power digital circuits is to use the original character of the existing transistor and method of 
scaling the input voltage. 








peripheral interface (SPI) design. In general power savings of about 30% and 36% 
on toggle rate can be seen with different complex clock gating methods with 
to no clock-gating in the design. 
Recent researches on low power VLSI design techniques had established various 
innovations such as clock gating, multi-threshold voltage transistors, multi-supply voltage, 
dynamic voltage and frequency scaling, power shut-off and etc. Hemantha et al. [50] 
describe the multi-threshold CMOS design for low power digital circuits. The clock tree 
synthesis (CTS) is the process of distribution clock signal from PLL to all the synchronous 
components within a design. The author of [51] explained about clock gating which is used 
widely in clock distribution as a method to reduce clock network power dissipations. The 
clock gating components are part of the clock tree distribution components during CTS 
process. The clock root gating algorithm that is used to merge the clock gates with different 
enables functioil had been implemented by [52]. However, in 1523 proposal, the initial clock 
gates placement is not being optimized where merging of the clock gates might not able to 
obtain the optimum clock gate structure. 
2.8 Variable Wordlength 
In the world of conlputing, the term for the natural unit of computer data used by a 
particular design will refer to the words. A word is a group of bits handled by the system 
together. The number of bits in a word is important features of computer architecture. 
The size of a word is reflected in many aspects of a computer's structure and operation. 
The majority of the registers in the computer are usually word sized and the amount of data 
transferred between the processing part computer and the memory system, in a single 
operation, is most often a word. The largest possible address size, used to designate a 
location in memory, is typically a hardware word (i.e, the full sized natural word of the 
processor, as opposed to any other definition used on the platform). 
Modem computers usually have a word size of 16, 32 or 64 bits but many other sizes 
have been used, including 8, 9, 12, 18, 24, 36, 39, 40, 48 and 60 bits. The slab is an 
example of a system with an earlier word size. Several of the earliest computers used the 
decimal base rather than binary, typically having a word size of 10 or 12 decimal digits and 
some early computers had no fixed word length at all. 
The determination of wordlength in digital signal processing (DSP) systems is 
imp0 rtant because wordlength affects system performance, hardware size, and power 
consumption. Analyzing finite wordlength errors and finding optimum wordlengths using 
,imulation-based trials have been proposed for minimizing hardware cost [53]. However, 
the minimum wordlengths found by these methods may degrade system performance under 
worse-than-e~pected conditions. In practice, extra bits are added to the length to reduce the 
chances of this happening. This means that there is room to reduce power dissipation 
further under better conditions. Using a variable wordlength is an effective approach 
because the wordlength can be optimized to match the conditions. 
The variable-wordlength technique can be use electronic device such as a digital filter, 
channel equalizer, and a microprocessor. Systems used in wireless environments must be 
able to handle the sharp fluctuations in amplitude caused by multipath fading. This 
approach is to have the system optimize the wordlength by monitoring its operating 
performance and changing the wordlength appropriately. 
2.9 Cell Libraries 
Today, the power consumption of digital design is the major issue in the design of 
integrated circuits for portable devices. Design methodologies at different abstraction levels 
such as systems, architectures, logic design, basic cells as well as layout, must take into 
account the power consumption. 
The work of [54] present a high-speed low-power I-bit full adder cell designed upon 
an alternative logic structure to derive the SUM and CARRY outputs. Hspice and Nanosim 
simulations show that this full adder cell designed using a 0.35-pm CMOS technology and 
supplied with 3.3V, exhibits delay and power dissipation around 720ps and 840W, 
respectively. These features reflect an overall improvement of 30% in the power-delay 
metric, when compared with the performance of other realizations recently published as 
well featured cells f o ~  low-power applications. 
The authors in [2], [7], 191, [33], [38], and [48] have developed a scalable full custom 
cell library for implementing bit-level systolic array signal processors. The cell library 
achieves high-performance and low power consumption by using dynamic logic circuits 
with low-threshold voltage CMOS devices. The cell library is designed to implement signal 
processing functions such as finite impulse response (FIR) filter, infinite impulse response 
(IIR) filter, poly-phase filter bank, fast Fourier transform (FFT), inverse fast Fourier 
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The evaluation of cell library has been done on every logic gate by focusing 
low-voltage operation and high-frequency. Every logic cell showed the output 
performance with maintained the power reduction through the voltage scaling method. 
Table 2.1 explained the meaning of the name in the transistor physical model. 
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